de 1,5 A 6,5 V. Nous montrons que les maxima de la d6gradation de transconductance et du d6calage de la tension de souil ne so manifestent pas pour les m6mes conditions de contrainte. Les r6sultats sont expliqu6s par la nature plus ou mois localis6e des d6fauts cr66s qui est aussi responsable de la distorsion des courbes de transconductance et de son augmentation temporaire lors du voill.issement. Une augmentation inhabituelle de la transconductance en r6gime de saturation est 6galement mise en 6vidonce.
The hot carrier induced degradation is known to be more accentuated for MOSFET operation at low temperature but most of the experental work was carried out at 300 K. Recent papers show a lack of concordance concerning the physical mechanisms involved in the device degradation at 300 K and 77 K (generation of interface states /l/ or charge trapping /2). In relatively tong MOSFETs, maximum degradation occurs for a given drain voltage Vd when the gate voltage Vg is approximately Vd/2 (maximum substrate current) /3/.
In this work, we study the defect nature and localization in short channel n-type MOSFETs subjected to high-field stressing at 77 K by regarding threshold voltage Vt shift and changes in the transconductance Gm value and shape. Both the linear region and saturation region are reported. Some particularities in the transconductance behaviour of stressed devices are discussed for the first time.
2-EXPERIMENT AND RESULTS
The devices used were conventional n-channel MOSFETs with effective channel length Lef 1 Mm, channel width W = 20 Mm and oxide thickness tox 25 nm fabricated at LETI Laboratories in Grenoble (France). The devices were directlly immersed in liquid nitrogen and stressed at a fixed drain voltage Vd = 5.5 V and various gate voltages Vg. The device characterization was performed at 77 K and 300 K, before and after stress, by using HP 4145B Analyzer. We measured the drain current Id(Vg) and transconductance Gm(Vg) characteristics in the linear (Vd < 100 mV) and saturation region with both forward and reverse modes of operation, the substrate current and the subthreshold slope. Vt was determined at Ids = 0.2 MA/mm of channel width or by extrapolating the linear d(Vg) curve.
The transconductance reduction rate AGm = (Gmo-Gm)/Gmo and threshold voltage shift AVt = V-Vto occuring after one hour stress is presented in Fig. 1 . Here Gmo and Vt. dcnote pre-stress values. We notice that maximum AVt and AGm do not occur at the sarme Vg: AVM is very small for the g V< Vd stressing, becomes significant at Vg a Md and then rapidly increases with increasing Vg, whilt AGm has its maximum in the region of maxmum substrate current, Althou for V 9 < Vd , the degradation rate follows roughly a law of AGm c to. 5, the behaviour for V > Vd stressing is more surprising ; a temporary increase in Gm is found after 104 sec of stress (Fig. 2a) . This transconductance Sovershoot' is also clearly seen in Gm(VM) curves (Fig. 2b) . Very similar curves have been obtained by 2-D simulation /4/ for the case where generated defects are fcaed in a region of AL = 0.15 tm close to the drain and explained by a two-piece model : the total transcooductance of the stressed MOSFET may be dominated by that of the defective region AL which has a higher threshold voltage but a much shorter leng Compared to the defect-free region. Our results offer the first experimental support for the predictions of a transconductance overshoot during the transistor agg. For Vg < Vd , we observe first a sfight negative shift in the extrapolated Vt followed by a discontinuous transition to positive shifts (Fig. 3a) . .lcmmax It is shown in Fig. 3b that for short stressing periods, the maximum value 0%,max decreases while its position Vgimax does not change, so that Vt decreases. For longer periods of stress (t a 1 hr) a second Gm maximum emerges which can exceed the first one and leads to an apparent increase in the extrapolated Vt It is, therefore, more reasonable to consider that the important role is played by the generation of defects in a very narrow region AL situated above the channel and beside the drain. Indeed, the curves of Fig. 3b The relaxation effect at 77 K was found to shift back the curves compared to those taken im ediately after stress (curve 3 of Fig. 4) ; approximately 30 % of the initial degradation is recovered after 60 hours relaxation. This requires the stress-induced degradation to be caused partly by the electron capture in shallow-level traps in the gate oxide as suggested by Ning /6/. Warming up the stressed samples to 300 K shows yet a more beneficial influence; subse-quent measurement at 77 K shows a lager decrease (a-50 %) in AVt (curve 4). As the effect of damage created by the aging cannot be completely removed we conclude that the stress-induced defects in the MOSFETs studied here consist of (i) reversible electron capture in existing shallow-level traps and (Hi) irreversible creation of interface states and/or electron traps in the oxide. variable. It has been found that the extension of the defective region into the channel depends strongly on the Vg/Vd ratio and determines the behavior of the device degradation. For the Vg < Vd stress regime, the degradation of the maximum transconductance is dominant while the threshold voltage hardly changes. In contrast, at Vg > Vd the stress-induced shift of Vt is important and increases with increasing V while the change in the transconductance maximun is found to be attenuated and a transconductance overshoot is observed for several periods of stress. The increase in the saturation transconductance of the strcssed devices is explained by the two-piece model. The comparison with the results of 2-D nwmerical calculations allows us to conclude that for a drain voltage as high as 5.5 V, increasing Vg makes the extension of the defective region go deeper into the channel. The partial relaxation at 77 K and 300 K of the created defects suggests that they consist of the electrons captured in shallow-level neutral traps and the acceptor-like interface states and/or negative fixed charges.
